Testing of an integrated circuit wafer lot to determine its acceptability for the assembly of Class S devices.